Abstract-We propose a surface potential-based polycrystalline silicon thin-film transistors (poly-Si TFTs) compact model considering a nonequilibrium state. A drain current model considers grain boundary (GB) trap-related physical phenomena: composite mobility of GB and intragrain, GB bias-induced mobility modulation, transient behavior because of carrier capture and emission at GBs, pinch off voltage lowering, and GB trap-assisted leakage current. Besides, photoinduced current behavior is also considered by introducing quasi-Fermi potential. A capacitance model is derived from physically partitioned terminal charges and coupled to the drain current. This compact model allows us to accurately simulate static characteristics of various types of poly-Si TFTs, including temperature and luminance dependence. Furthermore, it succeeded to simulate frequency dependence of circuit performance derived from the trap-related transient behavior, which was verified by evaluating delay time in a 21-stage inverter chain.
I. INTRODUCTION
P OLYCRYSTALLINE-SILICON thin-film transistors (poly-Si TFTs) have been increasingly used for the pixel and driver circuits in flat-panel displays such as smart phones or tablet PCs. High mobility and stability are preferable to reduce pixel area for high resolution displays and to realize a system-on-glass that provides various functional circuits on the periphery of a display. Electrical property of poly-Si is influenced by the grain size (L g ) and grain boundary (GB) trap charge [1] . Accordingly, poly-Si TFTs show various output characteristics depending on the fabrication process. Therefore, accurate compact model is a key issue to design those display circuits. Thus, several models have been proposed [2] - [4] . They are threshold voltage (V th )-based models in which equations are provided for the individual operational regions. This sometimes causes a simulation error. Besides, the terminal capacitances are not charge-based but composed analytically. This is one of the reasons for breaking the charge conservation law [5] . To improve these drawbacks, a surface potential-based poly-Si TFTs (SPT) model was proposed [6] . This model well reproduced various static output characteristics. It was not, however, sufficient to describe trap-related physical phenomena: 1) grain boundary bias-induced mobility modulation (GBMM) [7] ; 2) time domain mobility modulation (TDMM) [8] , [9] ; and 3) pinch off voltage lowering (PVL) [9] , [10] . In addition, it was impossible to describe photoinduced current [9] , [11] that was peculiar to display circuits. The purpose of this paper is to propose a more physical and widely applicable new model to satisfy these requirements.
II. MODELING FRAMEWORK

A. GB Trap Model
We define an acceptor-and a donor-type trap state density as (1) and
where φ c and φ v are the conduction-and valence-band potentials, N te , N to , and γ are the model parameters. Effective trap density per unit GB area N t (φ) is described as
Then, GB trap charge density per unit volume is given [12] by
B. Photoinduced Effect
When illuminated, photo-induced carrier causes Fermi-level split and flat-band voltage (V fb ) shift φ o . In n-channel (n-ch) TFTs, electron Fermi potential at the V fb stays almost the same because electron can commute between the n + region and channel region giving rise to an increase in the V fb (Fig. 1) . Considering carrier balance and injected carrier densityn ph , the φ o and φ fp are evaluated at least around the V fb as
and Here, φ fp is the quasi-Fermi potential of hole. These are effective below V th where injected electrons are minority. 
C. Surface and GB Potentials
Through integrating (7) from φ b to φ s , surface charge Q s is obtained as
On the other hand, depletion approximation gives a relationship
where ρ b and t Si are the charge density at the back surface (φ(x) =φ b ) and poly-Si film thickness. Then (10) determines φ s . Here, we assume L g is small enough compared with TFT size. Poisson equation for GB potential is written as
with notation of φ f ≡φ f − φ s and φ fp ≡φ fp − φ s . Through integrating (8) from 0 to φ t , GB trap charge Q t is obtained as
Then
that determines φ t . Owing to initial estimation of φ s and φ t , number of iteration steps is greatly reduced. Then, the solving method does not affect the calculation speed in circuit simulation.
D. Drain Current
According to the surface potential-based modeling scheme [13] , drain current in ON-region is expressed as
where Q n is the free charge density obtained by subtracting depleted body charge Q b from the Q s . The Q b is defined as
Then, total drain current is given by
where I off is the OFF-current and f hc is the hot carrier factor [14] .
E. Terminal Charges and Capacitances
Gate charge Q g is expressed in a similar manner for (10) as
where the mobile Q n is considered because bias-responding portion of the Q s is essential to evaluate capacitance. Source charge Q so does not respond to drain bias, which leads to where terminal charges are physically partitioned. Then, the terminal capacitances C gs and C gd are obtained as follows:
III. GB TRAP-INDUCED PHYSICAL PHENOMENA
A. Composite Mobility of IG and GB
Poly-Si film is considered as a series resistance composed of intragrains (IGs) and GBs. IG mobility is semiempirically modeled [15] as
where E s.eff is the effective gate electric field and μ igo , g n , and E o are the model parameters. GB mobility is modeled [1] as
where μ gbo is the model parameter. Based on (15) and (16), unified composite mobility μ u is given by
where lower mobility dominates the total mobility.
B. GBMM Effect
Output characteristics of poly-Si TFTs deviate from the scaling law of long-channel MOSFETs. In Fig. 3 , normalized current anomalously increases with V ds as the L eff decreases despite almost the same pinch off voltage. This is caused by the conductance or mobility modulation of poly-Si film. Linear current-voltage (I -V ) characteristic of IGs is expressed as
and nonlinear I -V characteristic of GBs is expressed as
where n ig , v th , and V δ are the IG carrier density, thermal velocity, and the voltage drop at GBs. The g ig and g gb are the IG and GB conductance. Although V ds is small, V gb increases with V ds and low GB conductance dominates the drain current and keeps on increasing. Beyond the critical point, V gb saturates and the IG conductance controls the drain current, and consequently, the anomalous current increase ceases (Fig. 3) . Based on (18) and (19) , this behavior of V gb is described by
Considering (19) , the V gb is reflected to modified GB mobility
It is noted that L g controls φ s , φ t through (7), (13) and modulates mobility through (20), (21) to influence ON-current.
C. TDMM Effect
TDMM is a transient phenomenon derived from carrier capture and emission at GBs observed when switching ON/OFF. Poly-Si film contains average trap density on the order of 10 18 cm −3 [16] that roughly corresponds to lifetime of 1 ns. Accordingly, when switching ON, remaining holes in the IGs rapidly recombine with electrons and the IGs reach almost stationary state in 1 ns or so. Then, electron capture follows at the GBs accompanying the increase in the GB barrier height, which causes the GB mobility modulation. Therefore, we have only to consider carrier capture and emission to model the TDMM effect.
In the monoenergetic trap state, time variation of trapped carrier density is written as
where c n stands for σ n v th . We expand (22) to the case of continuously distributed trap states at channel surface (Fig. 6 ). Then, we obtain time variation of Q t , GB trap charge density per surface area, as
Here, the second factor in the integrand substantially behaves as t/τ ≈1 with φ larger than a critical value φ c . In addition, we can focus on the surface region because the trap state density is exponentially high near the conduction-band edge and potential increases near the surface. Then, (23) is simplified as
This integral means the subtraction of the transient trap density from the stationary one. Then, (24) is rewritten as
where transient potential φ t s means trap filling level in the GB trap and φ c in (24) was replaced by the φ t s . On the other hand, the trap term in (5) can be rewritten as follows by using (3):
In transient state, only φ t s varies with time, which leads to Finally, we obtain a relationship between the time variation of φ t s and that of Q t in the switching-ON as
When switching-OFF, the relationship is similarly obtained as
(34) These relationships describe the trap-related transient behavior.
D. PVL Effect
GB traps are terminated through hydrogenation process such as diffusion from SiN x film deposited by the plasma enhanced chemical vapor deposition (PECVD) method. When the hydrogenation efficiency is low, huge amount of traps remain at the GBs, and then, PVL phenomenon appears. V gs dependence of the observed pinch off voltage (V p ) becomes smaller than that of the ideal V p keeping a linear relationship between them (Fig. 7) . There are two possible mechanisms for the PVL phenomenon. One is GB current saturation. When the GB trap density is high, most of the bias is applied to GBs. Because GB current is proportional to the difference in the carrier density across the GBs, the current does not increase further as long as the source-side barrier height remains the same. The other is early depletion at the drain edge. When the IG conductance at the drain edge decreases to become comparable with the GB conductance, current also saturates even when the IG region is not depleted. This is because current saturation is caused by the concentrated increase in the voltage drop near the drain edge. In any case, pinch off appears earlier. Considering the complicated physics in the PVL, we adopt a semiempirical model by employing the relationship in Fig. 7 expressed as
E. OFF Current
OFF current consists of three components: 1) generation; 2) gate-induced drain leakage (GIDL) [18] ; and 3) diffusion current. Because of huge number of traps, many carriers are generated via the traps in the depletion region of the drain junction. The generation current is described by
where I geno is the model parameter, N t (0) and φ gen are the trap density at the midgap and the activation potential. The GIDL is enhanced through trap-assisted tunneling process [19] and becomes temperature dependent. The trap-assisted GIDL current is described by
where A gidl , B gidl , C gidl are the model parameters and φ gidl is the activation potential. The diffusion current becomes dominant when TFTs are illuminated. Because electron of nch TFTs is minority carrier in V gs < V fb , photogenerated electron diffuses to the drain region. The diffusion current is described by
where I dio , α di are the model parameters and N is the average carrier density per surface area.
IV. COMPARISON WITH MEASUREMENTS
A. Sample Preparation
Bottom-gate TFTs were fabricated in the same way as in [12] . Thickness of gate-insulator SiO 2 was an alternative of 65 or 145 nm and that of poly-Si was 40 nm. Grain size was controlled by changing the laser annealing crystallization condition. Before metallization, hydrogenation was performed by 2-h annealing at 400°C capped with the PECVD SiN x film.
B. Static Characteristics
All the samples are n-ch TFTs without lightly doped drain (LDD) structure and have drawn channel width W = 20 μm. Figs. 8 and 9 show output characteristics of types-1 and -2 TFTs with respective channel length L = 18 and 6 μm. In Fig. 9 , drain current keeps on increasing beyond the pinch off and the current value is higher than that shown in Fig. 8 by a simple scaling raw. Here, the GBMM effect is well reproduced. Fig. 10 shows output characteristics of a type-3 TFT. This sample has no SiN x film, then, the polySi is not hydrogenated. The ideal V p s seem higher for the output characteristics. Model parameters for output characteristics of types-1 to -3 are listed in Table I . Fig. 11 shows temperature dependence of transfer characteristics of a TFT. In the OFF-region, the plateau and the V gs -dependent portions, respectively, correspond to the generation and trap-assisted GIDL currents. Activation energy of the GIDL is smaller than that of the generation. Fig. 12 shows luminance dependence of transfer characteristics of a TFT. Drain current in OFFand subthreshold-regions increases with luminance, while ONcurrent remains almost the same. This is a big difference from the temperature dependence in Fig. 11 . Finally, Fig. 13 shows V ds dependence of the terminal capacitance C gs and C gd of the TFT in Fig. 8 . As shown in Figs. 8-13 , the SPT model can simulate static characteristics of various types of TFTs with good accuracy. 
C. Dynamic Characteristics
Dynamic characteristics significantly influence the transient analysis of circuit simulations. Fig. 14 shows measured and simulated transient currents by single switching-ON of an n-ch TFT with LDD structure and T ox = 145 nm, L g = 300 nm, and L = 9 μm. The drain current decays from high initial current value through millisecond time range. Fig. 15 shows simulated transient currents by sequential switching at 100 Hz and 1 kHz. Higher peak and larger decay current are observed in the 100-Hz driving. This frequency dependence is derived from the transient behavior of the GB traps. Fig. 16 shows simulated transient potential φ t s corresponding to the current in Fig. 15 . In 100-Hz driving, φ t s decreases sufficiently in the OFF-time and rapidly increases upon switching on. This causes higher peak and larger decay current. In 1-kHz driving, φ t s cannot decrease much in the OFF-time, and consequently, φ t s stays within high value range. This causes lower peak and smaller decay current.
Following this discussion, a 21-stage inverter chain was prepared to evaluate the frequency dependence of the delay time. The device parameters are T ox = 145 nm, L g = 300 nm, and L = 9 μm for both n-and p-ch TFTs of the inverter. Nch TFTs have channel width W = 20 μm, overlap capacitance C gso = C gdo = 3.13 fF, and LDD structures on both source and drain sides with resistance R-LDD = 3.8 k . P-ch TFTs have W = 30 μm and C gso = C gdo = 4.35 fF. Input voltage (V in ) was set to be same as the high dc voltage source (V dd ). 
V. CONCLUSION
A new generation of SPT model has been developed considering GB trap-related phenomena, particularly, the effect of carrier capture and emission, photoinduced carrier injection, and PVL on the carrier transport. This model realized simulation of trap-related frequency dependence of circuit performance and that of photoinduced current behavior. The good agreements with the measurements confirm the validity of the compact model. This model is the most suitable to simulate poly-Si TFTs circuits in display device with good accuracy.
